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(571 ABsTRAcr 
In a data system having a memory, plural input/output 
(I/O) devices and a bus connecting each of the I/O 
devices to the memory, a direct memory access (DMA) 
controller regulating access of each of the 1/0 devices 
to the bus, including a priority register storing priorities 
of bus access requests from the I/O devices, an interrupt 
register storing bus access requests of the I/O devices, a 
resolver for selecting one of the I/O devices to have 
access to the bus, a pointer register storing addresses of 
locations in the memory for communication with the 
one I/O device via the bus, a sequence register storing 
an address of a location in the memory containing a 
channel program instruction which is to be executed 
next, an ALU for incrementing and decrementing ad- 
dresses stored in the pointer register, computing the 
next address to be stored in the sequence register, com- 
puting an initial contents of each of the register. The 
memory contains a sequence of channel program in- 
structions defining a set up operation wherein the con- 
tents of each of the registers in the channel register is 
initialized in accordance with the initial contents com- 
puted by the ALU and an access operation wherein data 
is transferred on the bus between a location in the mem- 
ory whose address is currently stored in the pointer 
register and the one I/O device enabled by the resolver. 
14 Claims, 5 Drawing Sheets 
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PROGRAMMABLE DMA CONTROLLER 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected to retain title. 
This application is a continuation of Ser. No. 255,384 
filed Oct. 11, 1988, now abandoned. 
TECHNICAL FIELD 
The invention relates to computer systems and, more 
particularly, to means for asserting and relinquishing 
control to and from a central processing unit (CPU) 
from and to a direct memory access controller 
@MAC) for priority performance of selected computer 
functions including means for determination of a time 
interval that such assertion of control may continue or 
be delayed. More particularly, the invention relates to a 
DMAC which features: 
Autonomous operation wherein the CPU is not essen- 
tial and the DMAC includes programming and 
decision-making capability as well as self-starting 
and initialization capability. 
Bus resource control (Bandwidth, Priority, Burst) 
available on an individual channel basis. 
Inter-channel process communication allowing the 
starting and stopping of processes and message 
interchange. 
Specifically, the invention is a direct memory access 
controller (DMAC) for controlling the use of a bus 
interconnecting a central processing unit (CPLJ), a sys- 
tem memory, and an input/output device comprising, 
external bus interface portion means for providing an 
interface with the bus whose use is being controlled by 
the DMAC; pointer portion means containing a set of 
registers for each of a plurality of channels supported by 
the DMAC and including a next instruction address 
2 
for resolving conflicts arising from simultaneous re- 
quests by the channels for access to the bus, the priority 
controller means including programmable channel pri- 
ority designation means for changeably determining the 
5 priority parameters to be associated with respective 
ones of the channels at any particular time. Addition- 
ally, each channel has a pair of handshake lines, 
*DREQ and *DACK, sssociated therewith wherein 
when a channel is to drive an I/O device, its the lines 
10 are c o ~ e c t e d  to the device, the device asserts *DREQ 
15 
20 
25 
30 
3s 
(NIA) register for computing the next address to have 40 
access to the bus; channel selection portion means for 
selecting which of the channels goes next and including 
registers for holding priority parameters for respective 
ones of the channels; repetition counter portion means 
including registers for counting individual pieces of 45 
data being transfered as part of an extended block of 
data and Tor determining-when the entire the block of 
data has been transfered; state op-code portion means 
for obtaining the next instruction from the memory 
using an addresses thereof contained in the NIA register 
maintained by the pointer portion means and thereby 
controlling the sequence of operation of the DMAC; 
arithmetic and logic (ALU) portion means for perform- 
ing arithmetic and logic operations as neceSSBIy to the 
functioning of the DMAC; global bus means for inter- 
Connecting d the foregoing portion means to p e d t  
global data transfer therebetween; and, timing and con- 
trol portion means and address declaration portion 
means c o ~ e c t e d  to all the foregoing portion means for 
providing timing and addressing operational support 
inputs to the foregoing portion means. 
In the preferred embodiment, the arithmetic and 
logic portion means includes means for performing 
programmable associative functions in the obtaining of 
data from the memory. 
Further in the preferred embodiment, the DMAC 
employs four identical independent channels and in- 
cludes priority controller means incorporated therein 
so 
5s 
60 
65 
when it needs service, and the channel asserts *DACK 
when the device is  allowed access to the bus. 
Also in the preferred embodiment, the DMAC in- 
cludes fmt logic for accepting programming thereof in 
a passive mode by the writing of appropriate values to 
registers thereof and the DMAC includes second logic 
for accepting programming thereof in an active mode 
by the writing first of command records in the memory 
by the CPU and the writing sacond of certain ones of 
the registers in the passive mode to initialize and start 
the DMAC. 
The preferred DMAC includes the capability of start- 
ing itself if there is no CPU in the system by additionally 
comprising, means for always granting the DMAC 
control of the bus at startup; means for initializing the 
registers of the DMAC to preset values during a reset; 
and, means for causing the DMAC to execute a pro- 
gram at an initialization memory location of the mem- 
ory at startup. 
In the preferred DMAC, there is also an Interrupt 
Status Register (ISR) wherein each channel has an in- 
terrupt bit in the ISR and a set interrupt bit means that 
the channel corresponding thereto has a pending inter- 
rupt as well as logic means for setting the channel’s bit 
in the ISR when a channel wishes to inform the CPU of 
an interrupt status to be associated therewith and for 
generating an external interrupt signal to the CPU 
whereby the CPU is informed of the existance of an 
interrupt associated with the DMAC but must read the 
ISR in order to determine which channels have inter- 
rupts pending. Additionally in the preferred embodi- 
ment, there is a Priority Control Register (PCR) 
wherein each channel has an assigned field in the ISR 
determining the priority to be associated with the chan- 
nel at any time as well as logic means for granting ac- 
cess to the bus by the channels according to the priority 
designated for the channels in the PCR wherein, the 
PCR is addreasably writable and can have the assigned 
fields thereof modified by the CPU or programs associ- 
ated with each of the channels whereby both programs 
executing in the CPU and programs controlling the 
operation of the channels within the DMAC can dy- 
namically assign and change the priorities associated 
with respective ones of the channels and devices con- 
nected thereto as neccsary. . 
The preferred embodiment also includes a Global 
Control Register (GCR) containing fields for bus con- 
trol including, a software controlled DMA inhibit bit 
which, when set to a 1, causes the DMAC to not ac- 
knowledge any requests and if written to by the DMAC 
itself, causes the DMAC to get off the bus at the end of 
the current bus cycle and a burst count (BC) being an 
unsigned value whose purpose is to decrease HOLD- 
MOLDA handshake overhead by giving the DMAC a 
reasonable number of bus cycles at one time as well as 
logic for causing the DMAC, when it is granted the bus, 
to keep it until there are no more requests or it has had 
3 
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the bus for BC cycles, whichever comes first. Addition- formed and a count field that defines the number of 
ally, there is a Bandwidth Ratio Factor Register times the operation is to be repeated; and, 
(BWRFR) containing individually addressable and performing the operation for the designated number 
BACKGROUND ART DMAC and the channels thereof in performing memo- 5 ry-only (auto-request) operations which do not have 
explicit service request signals associated therewith In the field of digital computers, most, if not all, con- 
wherein the channel must decide for itself when to issue temporary computer systems are built around a bus 
a bus request, the BWRFR including an unsigned field structure. All the elements are COMected to the bus and 
for designating the Bandwidth Ratio Factor (BWRF) 10 all communications and transfer of data b e t w m  the 
for each of the channels which determines the maxi- elements are conducted over the bus. The bus has the 
mum frequency of their auto-requests wherein the central processing unit (CPU) connected to it along 
bandwidth ratio is defined as: with the random access memory (RAM) containing 
instructions and data as well as any peripheral devices, 
15 including input devices and output devices. In earlier 
computers, it was common to include a device control- 
ler in each of the peripheral devices. Such redundancy 
where b is the number of cycles that the bus is held by was not space- or cost-effective and, therefore, most 
the channel and r is the number of cycles that it is re- computers in present use employ a direct memory ac- 
leased, if an auto-requesting channel is the only channel 20 cess controller @MAC) which controls the use of the 
making a request in the burst then b is the burst value bus for the entire system. 
(BC) stored in the Global Control Register, the denomi- A typical prior art DMAC is dedicated to elementary 
nator BWRD has values in the set 1,2,4,. . .32768, and operations on data blocks, such as copying one memory 
the BWRF value is the logarithm (base 2) of BWRD in block to another, transferring data between memory 
the range 0-15; and, logic for allocating the maximum 25 and 1/0 devices, and comparing two memory blocks 
frequency of auto-requesting channels access to the bus for equality. It performs such operations in one or two 
according to their the BWRF value and wherein a bus cycles per data item. These operations can be car- 
BWRF value of Zero results in a BWRD value of unity, ried out by the CPU; but, they take several bus cycles 
which allows the channel to take the bus whenever it per data item because of the overhead in counting loop 
can get it whereby priority is handled at the global level 30 executions and testing for completion. The use of a 
to control latency (the maximum time that a channel has DMAC, therefore, gives the system a greater through- 
to wait after it has requested the bus before it is granted put. As is known and appreciated by those skilled in the 
access) while bandwidth is controlled within each the art, this is the primary objective of such devices. Since 
channel itself and regulates the time between bus re- all information (Le., instructions, data, etc.) flows 
quests in the absence of another self-regulating mecha- 35 through the bus, it can become a bottleneck to the entire 
nism. system proving the old adage of the "weakest link". No 
The preferred DMAC also comprises, means associ- matter how fast the various devices can operate and 
ated with the system memory for including channel perform their functions, system throughput ultimately 
programs therein where a channel program is a se- grinds to the pace of the information transfer through 
quence of commands associated with a channel and 40 the bus. Thus, optimizing bus usage is a primary system 
consisting of one or more program segments, each of design objective. 
which is made up of a number of loadhtore commands A DMAC functions as a co-processor and bus master; 
that set up channel registers and memory areas, and an that is, it takes control of the bus from the CPU when it 
access command that performs a channel operation has an operation to perform. It has its own control logic 
repetitively; Sequence Address Register (SAR) means 45 and bus drivers for reading and writing the control, 
for pointing to a current command in a channel pro- address, and data lines. Since only one processor can 
gram, the SAR pointing to the first command in a seg- drive the bus at a time, there must be an orderly method 
ment when the segment is ready to be started; Com- for transferring control between processors (i.e. the 
mand register means for receiving channel program CPU and the DMAC). The HOLDfHOLDA protocol 
commands; and, logic means for, 50 is typical of the prior art approach to this problem. 
when a command in a channel program has executed, When the DMAC wants the bus, it asserts the HOLD 
copying the word in the system memory pointed to control signal (i.e., it drives it to the TRUE state). The 
by the SAR means to the Command register means CPU responds to HOLD by suspending operation, dis- 
and decoding it, if a "skip" condition defined connecting most of its drivers from the bus, and assert- 
therein is not met, copying the next word (SAR 55 ing HOLDA (hold acknowledge) when that has been 
$2)  to whichever registers of the DMAC is appro- done. The CPU is idle as long as HOLD is asserted. The 
priate for the command, incrementing the SAR to DMAC monitors the HOLDA signal and starts its oper- 
point to the next command, and executing the cur- ation when it sees the TRUE state (indicating that the 
rent command; CPU has come to an orderly halt and it through with 
when the command terminates, the repeating the step 60 the bus). When the DMAC has completed its operation, 
above: it disconnects from the bus, and de-asserts HOLD (i.e., 
if the command loaded a new address into the SAR, drives it to the FALSE state). Upon seeing HOLD 
branching to that address, otherwise, continuing de-asserted, the CPU takes control of the bus once again 
with the next command; and resumes operation. 
stepping through loadhtore commands until an ac- 65 It should be noted that typical prior art bus defini- 
cess command is reached; tions require the CPU to give up the bus when HOLD 
deciphering an opcode field contained in the access is asserted, but they do not require the DMAC to give 
command that defines the operation to be per- it back. There is, therefore, a danger that a DMAC 
changable fields for bandwidth ratio control of the of times. 
b B W R = b = -  
b + r BWRD 
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process can keep the bus for a long time and “starve” 
other processes. A desirable objective in generating a 
DMAC specification, therefore, would be to provide 
some means for controlling the conditions and durations 
of its bus accesses. These could include a “burst” value, 
to determine the length of time that a process may con- 
trol the bus during its current access, and a “latency” 
value, to determine the time that a DMA process has to 
wait, after releasing the bus, before its next bus access. 
Typical prior art bus control chips contain four chan- 
nels that execute independent processes. There is only a 
single bus interface for the chip, however, and, there- 
fore, only one channel may be active at a time. Since the 
channel processes are independent, they compete for 
the bus. The chip must, therefore, include some sort of 
internal priority control mechanism. In the prior art, 
this is typically a hard-wired function. Likewise, if the 
system has more than one DMAC, the system itself 
must provide an overall priority control mechanism, 
such as a bus arbiter, to deal with simultaneous HOLD 
rquest from different DMAC chips. 
In the prior art, there are typically two general types 
of DMA processes, distinguished by the way in which 
rquests for bus access are generated. The first type is 
associated with asynchronous 1/0 operations (e+, key- 
board, printer, disk controller, etc.), the second with 
memory operations. An asynchronous device asserts a 
hardwired REQUEST signal to the channel when it has 
data to deliver or is ready to accept data. The channel 
mponds by requesting bus access. When access is 
granted, the channel asserts ACKNOWLEDGE to the 
1/0 device, which then reads or writes the bus. The 
notion of “data ready” does not apply meaningfully to 
memory, however-it is always ready. The decision to 
request bus access for a memory transfer must come 
from the channel itself. This second type of channel 
process has various names in DMA literature. For con- 
venience only, it will be referred to as “auto-request” 
hereinafter. 
Slow I/O devices do not need regulation of their 
demands on the system bus because they request service 
infrequently. Fast I/O devices and memory (auto- 
request) transfers, on the other hand, are capable of 
monopolizing the bus and, therefore, need some form of 
regulation. 
In the prior art, the CPU is totally in charge of the 
system. It initializes the DMAC, sets up the channel 
processes, starts them, and handles events such as termi- 
nation of a process and interrupts from a process. Such 
tasks are, of course, wasteful of CPU time that could be 
employed for computational purposes and, therefore, 
reduce overall system performance and throughput. 
DMA processes typically involve one or two ad- 
dresses. A separate bus cycle is needed for each address. 
Consequently, single-address processes take one bus 
cycle and double-address processes take two bus cycles. 
Advanced prior art DMA controllers provide addi- 
tional functions such as comparing two memory blocks 
for equality and searching a memory block for a value. 
All may be classified as single- or double-address pro- 
cesses, however. 
STATEMENT OF THE INVENTION 
Accordingly, it is an object of the invention to pro- 
vide a direct memory access controller having autono- 
mous operation wherein the CPU is not essential and 
the DMAC includes programming and decision-making 
6 
capability as well as self-starting and initialization capa- 
bility. 
It is another object of the invention to provide a 
direct memory access controller providing bus resource 
5 control (Bandwidth, Priority, Burst) available on an 
individual channel basis. 
It is yet another object of the invention to provide a 
direct memory access controller providing inter-chan- 
ne1 process communication allowing the starting and 
It is still another object of the invention to provide a 
direct memory a m s  controller providing an internal 
priority control mechanism which is not a hard-wired 
function and flexible in its application and operation. 
Other objects and benefits of the invention will be- 
come apparent from the description which follows 
hereinafter when taken in conjunction with the drawing 
figures which accompany it. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a drawing of the DMAC of the present 
invention as implemented in a single chip showing the 
connections thereto. 
FIG. 2 is a functional block diagram of the DMAC of 
FIG. 1 showing the subcomponents thereof and their 
manner of interconnection. 
FIG, 3 is a block diagram of a computer system with 
the DMAC of the present invention connected as part 
FIG. 4 is a drawing showing the register addressing 
implemented in the present invention in its tested em- 
bodiment. 
FIG. 5 is a drawing showing the masked-write regis- 
35 ter loading scheme implemented in the present inven- 
tion in its tested embodiment. 
FIG. 6 is a drawing of the Channel Status Register 
employed in the present invention in its tested embodi- 
ment. , 
FIG. 7 is a drawing of the Interrupt Status Register 
employed in the present invention in its tested embodi- 
ment. 
FIG. 8 is a drawing of the Priority Register employed 
in the present invention in its tested embodiment for 
FIG. 9 is a drawing of the Priority Register employed 
in the present invention in its tested embodiment for 
autonomous channels. 
FIG. 10 is a drawing of the Global Control Register 
emp~oyed in the present invention in its tested embodi- 
m a t .  
FIG. 11 is a drawing of the Bandwidth Ratio Factor 
Register employed in the present invention in its tested 
FIG. 12 is a drawing of the Pointer Increment- 
/Decrement Registers employed in the present inven- 
tion in its tested embodiment. 
FIG. 13 is a drawing illustrating the way in which the 
60 Base and Offset Registers employed in the present in- 
vention in its tested embodiment are concatenated to 
form the actual address of an item. 
FIG. 14 is a drawing of a DMAC command as em- 
ployed in the present invention in its tested embodi- 
FIG. 15 is a drawing of the CC-State Register em- 
ployed in the present invention in its tested embodi- 
ment. 
lo stopping of processes and message interchange. 
Is 
20 
25 
3.0 thereof to control use of the bus. 
40 
45 on-chip channels. 
55 embodiment. 
6s ment. 
7 
5,2 12,795 
8 
DETAILED DESCRIPTION OF THE 
INVENTION 
The present invention as described herein has been 
implemented and tested by the inventor in conjunction 
with a computer system located at the Jet Propulsion 
Laboratory (JPL). The overview of its implementation 
on a single chip is shown in FIG. 1 where it is desig- 
nated as 20. All specifics provided herein are in relation 
to that tested embodiment. As is known and will be 
recognized by those skilled in the art, the broad aspects 
of novelty of the present invention are not limited by 
those specifics; and, persons implementing the present 
invention for use with a specific computer system will, 
and should, implement it in a way that best interfaces 
with the particular computer (i.e. CPV) employed as 
well as the memory and other devices connected 
thereto for operation therewith. 
The DMAC 20 in its tested and implemented embodi- 
ment has been designed to work with the 32000 family 
of computers at JPL. The 32000 system defines a thirty- 
two bit address space, but only twenty-four address pins 
are provided in the 32016 and 32032 processors. The 
32016 CPU has sixteen data bits while the 32032 CPU 
has thirty-two data bits. 
As mentioned above, the DMAC 20 of the present 
invention has been implemented on a single chip and is 
shown in functional block diagram form in FIG. 2. The 
DMAC 20 comprises six sub-function blocks all opera- 
bly connected to an internal global bus 22. There is an 
external bus interface block 24, a pointer block 26, a 
channel selection block 28, a repetition counter block 
30, a state op-code block 32, and an arithmetic and logic 
block 34. Communication between the sub-function 
blocks is via the internal global bus 22 or direct connec- 
tions, as is most appropriate in each case. There is also 
a timing and control block 58 and an address declara- 
tion block 60 connected to the remaining blocks for 
attending to the timing and addressing funtions of the 
DMAC 20 in the usual manner. The external bus inter- 
face block 24, of course, provides the interface for the 
DMAC 20 with the bus 10 whose use is being con- 
trolled thereby. The pointer block 26 contains registers 
52 for each of four channels supported by the DMAC 
20, including a next instruction address (NIA) register. 
Its main function is to compute the next address for 
access to the main system bus 10. The channel selection 
block 28 selects which channel (of the four) goes next. 
It includes registers 54 which hold priority parameters 
for the channels. The repetition counter block 30 in- 
cludes registers 56 which are used to count block trans- 
fers for each channel; that is, when more than one piece 
of data is being transfered, the length of the block being 
transfered piece by piece is counted down by the logic 
of the repetition counter block 30 in its registers until it 
finds that the entire block of data has been transfered. 
The state op-code block 32 is the sequence controller 
for the DMAC 20. It obtains the next instruction via the 
NIA register maintained by the pointer block 26. The 
arithmetic and logic (ALU) block 34 performs arithme- 
tic and logic operations as necessary to the functioning 
of the DMAC 20. While prior art DMACs have pro- 
vided rudimentary logic and arithmetic functions, the 
arithmetic and logic block 34 of the present invention 
includes the capability to perform most typical ALU 
functions and, therefore, the DMAC 20 of the present 
invention is able to perform independently (Le. without 
a CPU) and to perform associative functions in the 
obtaining of data not possible with prior art DMACs. 
The DMAC u) employs four identical independent 
channels. A priority controller incorporated therein 
5 resolves conflicts arising from simultaneous requests for 
bus access. Channel priorities are programmed, not 
hard wired. Each channel has a pair of handshake lines, 
*DREQ and *DACK [see, for example, +DReq-P(3-O) 
and *DAc-3-0) in FIG. 11. If the channel drives an 
10 VO device, these hes are connected to it. The device 
asserts SDREQ when it needs service; the channel as- 
serts ‘DACK when the device is allowed access to the 
bus 10. In a mcmory-only DMA process, the handshake 
tines are nor used; the channel decides when to request 
In addition to those four channels, the DMAC 20 has 
two autonomous (virtual) channels that are used for 
control of bus access in multiple-DMAC configura- 
tions, and a third autonomous channel that is used for 
20 handling interrupts of DMAC operations. The autono- 
mous channels have request and acknowledge lines 
with priority values, but they have no registers, because 
they never drive the system bus 10 themselves. Their 
function is to resolve priorities among the “real” chan- 
25 nels and remote requests from the autonomous-channel 
request lines. 
When present, the CPU 12 is in charge of the system. 
It initializes the DMAC 20, sets up the channel pro- 
cesses, starts them, and handles events such as termina- 
30 tion of a process and interrupts from a process. As 
stated above, DMA processes involve one (single) or 
two (double) addresses as shown in Table 1. 
TABLE I 
15 the bus 10, using an auto-request mechanism. 
35 Single address Non-addressed I/O < - - > Memory 
Constant vdue - - > Memory 
Double a d d m  Addressed I/O < - - > Memory 
Memory < - - > Memory 
4o THE BUILT AND TESTED 32000 BUS SYSTEM 
The 32000 system defines a 32-bit address space, but 
only 24 address pins are provided in the 32016 and 
32032 processors. The 32016 CPU has 16 data bits; the 
45 32032 CPU has 32 data bits. The data bus is organized as 
two or four individually-enabled bytes. The basic bus 
cycle consists of four “T-states”, T1-TI. The maximum 
bus speed for the military version is 10 Mhz; that is, 100 
nsec per clock cycle (T-state); the commercial version 
50 runs at 15 MHz. In general, addresses are put on the bus 
10 in T1, and data in T3. Various control signals tell the 
devices on the bus 10 when to read addresses, and when 
to read or write data. A 32201 TCU (Timing and Con- 
trol Unit), or its logical equivalent, is needed in the 
55 system for generation of some of the bus control signals. 
The most important signals for 32016 are as shown in 
Table 11 (a leading asterisk signifies active low). 
TABLE I1 
Symbol N m e  Muning source 
*ADS Addrr~Strobc Addrasvabd CPU 
*DDIN DataDircctimln Radw.w~ite  CPU 
WBE High Byte Enable Enable high data byte CPU 
*RD Rud Strobe Data valid, d it TCU 
Wriletodaubus TCU *WR write strobe 
*DBE Data Buffer Eaable Enable bus dnvcn TCU 
In a 32016 system, there is no low byte enable control 
signal-the least significant address bit is used instead: 
5,212,795 
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The low byte is enabled if this bit is zero. A 32032 sys- 
tem has four bus bytes: The DMAC 20 provides four 
Bus Enable signals (*BE[3 . . . O]), instead of the single 
*HBE signal (plus low address bit) of the 32016. 
There are several other control signals that are used 5 
for special purposes, such as Ready (RDY), which is 
used to extend the bus cycle for slow devices, Status 
(ST), which is a code that describes the current bus 
activity, and Timing State Output (*TSO), which indi- 
cates the start of states T2 and T4. 
I/O is memory-mapped; that is, the CPU 12 has no 
specific control signal for indicating an I/O read or 
write, as opposed to a memory read or write. An ad- 
dressed 1/0 device has a specific address, or set of 
addresses, in the 24-bit address space. It decodes the 15 
control and address signals in order to know when and 
how to connect to the data lies. Its datacontrol signals 
must be provided by some other device on the bus 10. 
The DMAC 20 provides two sets of these signals 
*IORD (I/O Read) and *IOWR (I/O Write) or 20 
*IODIR (I/O Direction) and *IODS (I/O Data 
Strobe). The system design determines which set of 
signals is bonded to the package pins. 
The basic structure of a computer system with a 
DMAC 20 according to the present invention is shown 25 
in FIG. 3. The bus 10 is drawn showing its separate 
control (C), address (A), and data @) lines, 36, 38 and 
10, respectively. The CPU 12 and DMAC 20 act as 
coprocessors; both are capable of driving all CPU bus 
signals. One or the other (or neither) is the bus master at 30 
any time. The CPU 12 is the overall system master. The 
DMAC 20 requests the bus 10 by asserting HOLD. The 
CPU 12 releases the bus 10 and asserts HOLDA (Hold 
Acknowledge) to the DMAC 20. The DMAC 20 exe- 
cutes its task and de-asserts HOLD when finished; the 35 
CPU 12 then resumes its processing. When the DMAC 
20 is bus master, it must generate the control signals 
listed above that have the CPU 12 as source. As de- 
scribed earlier herein with respect to the prior art, the 
bus 10 also has the random access memory (RAM) 14 
connected to it along with other addressed 1/0 devices 
48 and non-addressed I/O devices 50. 
The DMAC 20 includes logic 42, registers 44 (includ- 
ing pointers to the system memory 14) and consists of a 
global area, four realchannel areas, and three autono- 45 
mous-channel areas. The registers for the global and 
real-channel areas are shown in Tables XXIII and 
XXIV. All registers are 16 bits wide; 32-bit address 
values are implemented as register pairs. 
they are described in detail later. The global registers 
deal mainly with interrupt status, priorities, and bus- 
.cccss parameters; there is one of each in the DMAC 20 
of the present invention. There is a separate set of chan- 
nel registers for each of the four channels. The register 55 
pairs contain addresses as shown in Table 111. 
10 
A brief description of register functions is given here; x) 
TABLE 111 
~~ ~ 
PTRl - A d d m  for the first bus cycle 
PTRZ - Address for the second bus cycle, if my 
SAR - Pointer to current mmmmd in system memory 60 
FTRZ is not used in linglc-addres operations. 
Registers ID-PTR1 and ID-FTR2 contain increment- 
/decrement values for PTRl and PTR2, respectively. 
PTR values may be incremental or decremented by 0, 65 
1, 2 or 4. 
The SAR (Sequence Address Register) points to the 
current command in system memory. It is, in effect, an 
10 
instruction pointer. Its function is described later with 
respect to channel programs. 
The Count register holds the loop count for repetitive 
operations. It is decremented for each operation (Le., 
once per bus cycle for single-address operation, once 
per two bus cycles for double-address operations). 
B-REG holds the bus data value. ACC is a general- 
purpose accumulator. The Mask register contains a 
mask value that is ANDed with B-REG in every arith- 
meticflogid operation. It may be loaded with any 
value at any time; its default value is FFFF (hexadeci- 
Each channel has an associated data segment. BASE 
and OFFSET contain the high and low words, respec- 
tively, of its address. The data segment is accessed by an 
indirect memory reference. 
CSR and CC-STATE contain status bits, and Com- 
mand contains the current command. 
Considered as memory-mapped devices, the registers 
have addresses that are 8-bit offsets added to the 
DMAC's base address. A register address is constructed 
from the register number and the channel number as 
shown in FIG. 4. Bit 0 is zero because the address is 
word-aligned. Bits 2 and 1 select one of the four chan- 
nels while bits 7-3 are the 5-bit register number value in 
Tables XXIII and XXIV. The channel-select bits are 
ignored for the global registers (Table XXIII), since 
these registers are common to all channels. 
The DMAC 20 has four modes of operation; passive, 
master, arbitrator, and idle. In the passive mode, *CS 
(chip select) is active and an internal register is being 
written from or to the external bus 10. For the sake of 
testability, all registers are both readable and Writable. 
In the master mode, the DMAC 20 acts as bus master to 
execute real channel programs. In the arbitrator mode, 
the DMAC 20 is granted control of the bus 10 and 
passes it to a subordinate DMA capability. In the idle 
mode, the DMAC 20 monitors and interprets the real 
and autonomous channel request lines. 
Although the DMAC 20 may be programmed in the 
passive mode by writing appropriate values to the regis- 
ters, it is preferable to program it in the active mode by 
means of command records placed in memory by the 
CPU 12. Certain registers are then written in the passive 
mode to initialize and start it. 
A CPU 12 can be used to initialize and start the 
DMAC 20, but it is not necessary-dike prior art 
DMACs, the DMAC 20 of this invention can start itself. 
If there is no CPU in the system, the *LHLDA signal 
should be hardwired to a 0. This always grants the 
DMAC 20 control of the bus 10. During a reset, the 
registers of the DMAC 20 are initialized to the values 
shown below in Table IV. When *LHLDA is 0 during 
reset, the channels are all in setup mode, attempting to 
execute a program at memory location 000000. Each 
channel attempts to execute this program; but, because 
all channel priorities are set to zero, channel 3 actually 
executes the program that sets up the system. (Note: 
This is because in the logic of the DMAC 20 of this 
invention, channels with higher numbers win when 
channels with the same priority are making simulta- 
neous requests.) 
TABLE IV 
-0. 
~~ 
Renister R ~ r a  d u e  in HEX 
5,212,795 -1 11 
TABLE IV-continued 
Register Reset value in HEX 
CSR SW? (sec Note I )  
COUNT m 5 
ACC 
MASK 
SAR-LS 
SAR-MS 
OFFSET 
BASE 
rn 1 -LS 
VITII-MS 
m - L S  
PTIU-MS 
CLK-CNT 
PR-EM 
PR-CH 
BWRF 
GCR 
ISR 
ID-F'TR I 
m 
1111 
m 
m 
m 
m 
m 
oooo 
oooo 
m 
m 
m 
m 
m 
m 
m 
m 
10 
15 
20 
ID-F'TRZ oooo 
E-REG oooo 
Now I 
rtlfi? e oo00 d OLHLDA = 1. md ooo2 d *LHLDA 0 
DATA SIZE 
The DMAC 20 supports 32-bit data buses by provid- 
ing the four bus byte enabling signals *BEO-*BW and 
two buffer enables WEO-WE1. For 16-bit buses, *BE1 
serves as *HBE. The DMAC data lines are connected 
to the low 16 bits (two lowest bytes) of the data bus 10. 
In a 32-bit system, external buffers, controlled by the 
buffer enables and *DMADIR @MAC direction) can 
be used to multiplex the high and low halves of a data 
word onto the DMAC's data lines for transfer of 32-bit 
data in two 16-bit pieces. 
Non-aligned data items (data byte zero not on bus 
byte zero) require special control of the bus-activating 
signals, and take two bus cycles for a read or write. To 
minimize complexity, the DMAC 20 does not support 
non-aligned and mixed-size data manipulations: Data 
items must be either word (16-bit) or byte (8-bit) size for 
25 
30 
35 
40 
any single operation. In operations that apply to two 
data items, both must be the same size. Therefore, the 
DMAC M provides the *BE[O . . . 31 signals as outputs 45 
onlv and allows onlv a subset of the mssible signal 
combinations generated by the CPU 12. -The burden of 
dealing with more complex data organizations is placed 
on the CPU 12. 
MASKABLE REGISTERS 
Registers are loaded (written to) in one of two ways. 
The first is simply a copy to the register, which is appro- 
priate for values such as COUNT, SAR and PTR. The 
second is a masked write of a bit value into specific bit 
positions, which is needed for certain control and status 
registers. Each DMAC register is hardwired for one of 
these methods. 
The masked-write method works as follows: The 
high bit (15) of the source word is the bit-value field, 
containing the value to be written. The rest of the word 
(bits 14-0) is the mask field. Bit 15 is written to every bit 
in the destination register for which the same bit posi- 
tion in the source word contains a 1; the other bits in the 
destination register are not changed. (Bit 15 in the 
DMAC register obviously cannot be used, because 
there is no way to write a value into it.) For an example, 
see FIG. 5. If bit 15 in the source word had been 0, the 
50 
55 
60 
65 
1A 
corresponding bit positions in the destination register 
(14, 13, 5, 2, 1, 0) would have been 0 after the transfer. 
The Global Configuration Register (GCR), the Inter- 
rupt Status Register (ISR), and the Channel Status Reg- 
isters (CSR [0 . . . 3]), are maskable write registers. All 
other registers are direct copy registers. 
HALTS AND INTERRUPTS 
The halt status of a channel is contained in the Chan- 
nel Status Register (CSR). The halt bit is named ''Pro- 
ceed", because the channel starts or continues if it is set. 
The interrupt status of a channel is contained in the 
Interrupt Status Register (ISR). 
There are no opcodes that generate halts and inter- 
rupts automatically. A channel program sets its halt bit 
by writing to the CSR, and its interrupt bit by writing to 
the ISR, as explained below. (The DMAC 20 of this 
invention does execute a halt and interrupt when any 
condition occm that causes the error bit to be set.) 
The Channel Status Register (masked write, one per 
channel) is shown in FIG. 6. The Internal Status bits are 
used by the DMAC 20 to control state sequencing, and 
should not be changed by a program. The normal Status 
bits are defined as shown in Table V. 
TABLE V 
Bit Code Name M-g 1r set (value = I )  
0 D M D  Status End of the block not reached 
1 P P r d  Don't bnlt 
2 E Error An error condiuon 
3 S Sln~lc Slco Hdt everv cvcie 
~~ 
The EOD bit is set to signal that the input device on 
this channel has not completed transfer of all the data in 
the current request. This bit can be used to determine if 
a channel stopped because there was no more data, or if 
the channel program executed a conditional command 
that caused the stop. 
The Proceed bit may be regarded as an active-low 
halt bit. 
The Error field signals a channel error if set. An error 
always causes a halt and interrupt. Errors include un- 
aligned word accesses, destructive command d e s  and 
external bus errors when the DMAC 20 is bus master. 
The Single Step field forces a halt on every bus cycle 
if set. Its intended applications are program analysis and 
debugging. 
The Internal Status Bits are used by the DMAC con- 
trol of the channel program execution and should never 
be written to. The capability to write to these bits is 
included as a testability feature only. 
The Channel Status Register uses the masked-write 
method. To set the Proceed bit, for example, the source 
word is lo00 oo00 oo00 0010, which writes a 1 (bit 15) 
into bit position 1. To reset the Proceed bit, the source 
word is oo00 oo00 oo00 0010. 
The Interrupt Status Register (global, masked write) 
is shown in FIG. 7. Each channel has an interrupt bit in 
the global Interrupt Status Register (ISR). Bit 0 corre- 
sponds to channel 0, bit 1 to channel 1, etc. A set bit 
(value= 1) means that the corresponding channel has a 
pending interrupt. 
The DMAC 20 generates an external interrupt signal, 
but does not jam a vector for it on the bus 10. The CPU 
12 must read (Le., poll) the ISR in order to determine 
which channels have interrupts pending. 
If a channel program is specific to a particular chan- 
nel, the interrupt bit is set by a simple masked write to 
13 
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the ISR (immediate operand). The interrupt bit for HBE. The GCR is a maskable register; therefore, it 
channel 1, for example, is set by writing lo00 oooo oo00 takes two load operations to write both 1’s and 0’s into 
0010. the burst count. 
If a channel program is to be channel-independent, me DMA inhibit bit is a software controlled quiva- 
the method described above cannot be used because the 5 lent to the INHIBIT input. When this bit is a 1, the 
channel number must be known in order to set the mask DMAC 20 does not any requests. If the 
bits. A channel-independent method is as follows: DMAC 20 wrote to the bit itself, it will get off the bus 
A particular location (offset) in the channel’s data at the end of the 
The burst count (BC) is an unsigned &bit value segment is set aside to contain the source word for setting its interrupt. The same offset value is used for all io 
channels; each channel has the bit and mask values for whose purpose is to hand- 
its particular interrupt-bit position stored there. The shake Overhead by giving the DMAC 20 ’ 
intempt is by using the offset as an indirect number of bus cycles at one time-when the DMAC M 
operand in a register indirect command. The val- is granted the bus 10, it d l  keep it until there are no 
ues stored at the interrupt offset for the four channels 15 more rquets ,  Or it has had the bus 10 for BC C Y C h  
are as shown in Table VI. whichever comes first. A channel will not necessarily 
be granted all BC cycles. A zero burst count allows the 
DMAC 20 to keep the bus 10 as long as it has requests. 
BANDWIDTH RATIO CONTROL 0 1 o o 0 m m o o 0 1  
This is an important point of novelty of the DMAC 1 loo0 m m 0010 2 loo0 m m 0100 
3 1 o o o m m 1 o o 0  20 of the present invention over prior art DMACs. An 
VO device connected to a DMAC channel has an ex- 
It is expected that a channel will set its interrupt bit, dicit service request signal DREQ. The channel moni- 
but not reset it; it is UP to the CpU 12 to deal with the 25 tors this signal and generates a bus request Ody when it 
interrupt. There is nothing in the DMAC 20, however, is asserted. Memory-onb (auto-request) operations do 
to prevent a channel program from resetting an inter- not have explicit service request signals; the channel 
rupt bit, as long as the channel is not halted. must decide for itself when to issue a bus request. The 
The “hit bits” indicate when a channel in auto- Bandwidth Ratio Factor (BWRF) for such channels 
request or throttle modes can make a request. Bit 11 30 determines the maximum frequency of their (auto)re- 
corresponds to channel and bit 14 corresponds to chan- quests. The global BWRF register s h o w  in FIG. 11 
ne1 3. These bits indicate status Only and do not Control contains an msign& 4bit field for the BWRF of each 
the requests. They should not be written to except in channel. 
test mode. 
PRIORITY 
The global priority-control mechanism handles re- 
quests for bus access from on-chip channels through the 
*DREQ[3. . . 01 signals, and from autonomous (external 
DATN signals. The priority values are contained in two 
PR-BM for the autonomous channels. They are loaded making a 
by simple value-copying (Le., not by masked write). stored in the GCR.) The denominator BWRD has 
m e  priority register PR-CH for onchip channels is 45 U S  hi the Kt 1.2.4, . . .32768. The BWRF V d U e  iS the 
shown in FIG. 8 while the priority register PR-BM for logarithm (base 2) of BwRD, in the range 0-15. A 
autonomous channels is shown in FIG. 9. BWRF value of zero results in a BWRD value of unity, 
Priority values are 4 bits unsigned. The highest prior- which causes the channel to take the bus 10 whenever it 
ity is 15, the lowest is zero. A built-in priority among can get it. The DMAC 20 does not check the consis- 
channels is used to resolve simultaneous requests with 50 tency of bandwidth allocations among channels; the 
equal priority, as shown in Table VII; the channel that programmer must check them to insure that the total 
is highest in the list wins; that is, DATN wins over all bandwidth of the bus 10 is not exceeded. The *‘hit bits” 
others, AREQ[l] wins over all but DATN, etc. in the ISR are used to determine when a channel is 
TABLE VI1 allowed to auto-request. There is one bit for each chan- 
DATN 55 nel. The hit frequency is proportional to BWR. The hit 
AREQ[lI bits are derived from the count in the global CLK-CNT 
m Q [ O l  (clock count) register, which simply increments on 
every four clock cycles. Channel3 Ch.aael2 
Channel 1 It is important to note that bandwidth is distinct from 
C h e l  0 priority. Priority is handled at the global level; it con- 
trols latency, which is the maximum time that a channel 
has to wait after it has requested the bus 10 before it is 
granted access. Bandwidth is controlled within the 
The Global Control Register (GCR) contains three 65 channel itself; it regulates the time between bus requests 
in the absence of another self-regulating mechanism 
(e+, the inherently low speed of character-oriented 
I/O devices). 
bus cycle. 
TABLE VI 
Channel Interrupt Value 
20 
35 Bandwidth ratio is defined as: 
B W R = b = -  b 
b + r  BWRD 
,where b is the number of cycles that the bus 10 is held 
device) through the AREQ[l . . ’ ‘1 and by the and is the number of that it is 
global registers, PR-CH for the onehip channels, and (If the auto-request is the OdY in the burst* then is the burst value 
BUS ACCESS CONTROL 
fields for bus control as shown in FIG. 10. The bus 
width bit is set to 1 for a 32-bit bus, 0 for a 16-bit bus. 
This bit controls the bus-enable signals BE[3 . . . 01 and 
5,212,795 
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the auto-request bit=O. The *IODIR and *IODS are 
generated for any I/O operation and match the *DDIN 
and *DS inputs when not performing I/O operations. 
MULTIPLE DMAC CoNFIGURAT1oNS 
ADDRESS CONTROL 
The address registers PTRl and PTR2 are defined as 
32-bit values; but, only 24 bits are implemented physi- 
cally in the DMAC 20. FTRl is loaded with the starting 5 
address of the memory block referenced in the first bus 
cycle. If the operation involves two addresses (double 
cyc1e)* PTIu is loaded with the address Of the 
block referenced in the second bus cycle. Other values 
needed are loaded into the Pointer Increment/pacre- IO among them. The DMAC 
m a t  registers I D - ~ R '  and ID-PTM shown in FIG* 
12. The Localmemote bit (15) is normally set @a- 
lue= 1) for the local bus. For a remote-bus access, it is 
shown in Table VIII. 
with prior art devices, only one DMAC 20 can 
directly on the bus 10 with a CPU. In a parallel- 
DMAC configuration, they must be connected to a bus 
&,itrator, which applies rules for selection 
of the present invention 
supports a cascaded, or master/slave configuration, in 
in trees. It is 
buses to each other. This allows two DMACs to control 
interaction between two different buses. 
CASCADED DMACs 
a group of DMACs are 
r w t .  Data defines the size of the dam object as possible to cOMect DMACs On different 'Oca' 
TABLE VI11 
Bit Data s h  
13 12 bits In the master/slave configuration, one or two slave 
0 0  8 D M A G  are tied to the autonomous (virtual) channels 
0 1  16 of a master DMAC. A DMAC 20 can be both a slave 
and a master of other slaves. Autonomous channel pri- 
ority is controlled by a programmable register in the 
master; therefore, the 1/0 channels on a slave can be 
operation performed. A value of 0 forces an 8 bit opera- 2s given higher priority than =me or all of the I/O &an- 
tion; and a 1 forces a 16 bit operation. nels of the master. 
Step sign (bit 11) selects incrementing or decrement- ne *LHOLD and *LHLDA (bus request and ac- 
ing of PTRl/PTU: 0 for incrementing, 1 for decre- howledge) signals of the master DMAC are tied to the 
mcnting. CPU 12 or bus arbiter. Up to two slave DMACs can tie 
Step size sets the increment/decrement value as 3o their *LHOLD and *LHLDA signals to the * A ~ Q ~  
and *AACKn (autonomous channel request and ac- shown in Table IX. 
I X  32 
The value of bit 12 determines the size of the ALU 
16 
TABLE IX knowledge) signals of the master DMAC. To request 
the bus 10. a slave asserts its *LHOLD line. The master RI t -..
10 9 8 Step size then asserts its *LHOLD and determines which chan- 
0 0 0  35 ne1 will get the next bus access. When the master has 
0 0 1  I Byte received *LHLDA and the slave has priority, the mas- 
0 1 0  2 Word ter asserts *AACKn (the slave's *LHLDA) and tri- 
states its bus control lines. The slave then becomes bus 1 0 0  4 
master. 
0 Constant address 
Qwd 
40 
4s 
50 
5s 
60 
1/0 DEVICE OPERATIONS 
1/0 device operations, as distinguished from auto- 
request (memory) operations, are controlled by hand- 
shake and synchronization signals. All I/O devices use 
the handshake signals; non-memory-mapped devices 
use the synchronization signals for reading and writing 
the data bus 10. 
HANDSHAKE 
The handshake signals *DREQ and *DACK are 
active low. The I/O device requests access to the bus 10 
by ssserting (pulling down) *DREQ. The channel 
grants access to the bus 10 by asserting (pulling down) 
'DACK. If the channel is not connected to an I/O 
device, *DREQ should be tied high. 
The I/O device must hold *DREQ low until the 
channel asserts *DACK. If burst time is greater than 
unity, the *DREQ assertion applies to the entire burst; 
it must be held low as long as the channel wants service 
within the burst. 
The channel asserts *DACK in T1 at the same time as 
- 
Each DMAC 20 has a BUSY-IN and a BUSY- 
OUT signal. If BUSY-IN is asserted, then one of that 
DMACs subordinate DMACs is bus master. If 
BUSY-OUT is asserted, then either that DMAC 20 or 
one of its subordinates is the bus master. If the 
*LHLDA signal of the master DMAC is de-asserted, it 
must immediately de-assert all *AACKn signals. When 
the current bus cycle is completed, the current bus 
master must tri-state its controls and de-assert BUSY- 
OUT. If the transfer was not completed, the LHOLD 
line will not be de-asserted. 
In systems with large DMAC tree structures, there is 
a BUS-MASTER output that can be used to force the 
DMAC tree to release the bus 10 as quickly as possible. 
This output is asserted only when the DMAC 20 driv- 
ing it is actually the bus master. All of the BUS-MAS- 
TER outputs can be ORed together with the top level 
*LHOLD signal to form the input to the processors' 
*HOLD. This prevents idle cycles if the propagation 
delay from the bus master DMAC BUSY-OUT to the 
top DMAC 20 is too long. 
MULTIPLE BUS CONFIGURATIONS the address strobe (*ADS), and releases it at the end of T4. The *DACK assertion edge in T1 thus provides an 
ncknowledge signal to the I/O device for bus access. 
SYNCHRONIZATION 
The synchronization signals *IORD and *IOWR are 
generated only for 1/0 transfers, i.e., for opcodes with 
When a system has more than one local bus running 
65 asynchronously, the DMACs of the present invention 
can be used to provide the necessary controls to inter- 
face the buses. The address, control and data lines of 
each bus are connected through bidirectional buffers. 
5,212,795 
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The enables of the buffers are controlled by the 
DMACs. 
TABLE X-continued 
The DMACs are wired together by connecting z:nt Name Function 
*RHOLD and *RHLDA of DMAC l to one of the 
autonomous channels for DMAC 2. DMAC 1 is a slave 5 
of DMAC 2. To imtiate the transfer, DMAC 1 must 
first request and get control of its own local bus. It then 
tells DMAC 2 that it wants control of bus 2. DMAC 2 
resolves all of its priorities and requests bus 2. When 
directional buffers are enabled in the appropriate direc- 
smtc, and thus extends the cur- 
rent bus cycle It IS used w t h  
dow pcnphcrals or memory It 
IS sampled at the fallmg edge of 
PHI(2J to determme whether the 
follounng T3 state should be ex- 
tended 
chrp Select 
When .surted, it a ~ b l e s  the 
to Its m t e d  rcglslers 
Indicates I scnous e m r  dunag the 
current bus cycle If the DMAC 
was bus muter, the error flag of 
DMAC 2 grants control of bus 2 to DMAC 1, the bi- 10 1 *a 
DMAC pusive mode to gun  cess tion (as determined by DDIN) and DMAC 1 is bus 
master of both buses. If DMAC 1 must relinquish con- 
trol of bus 1 before it is granted control of bus 2, then it 
must also relinquish its request for bus 2. 
1 *BERR Bus Error 
15 
the execumg churnel ulll be Bet THE TESTED EMBODIMENT-DETAILS 
causing a h.lt and intempt for that 
chmnel. 
Generated by I churnel devicc to 
indicate that the current data 
trnufer is the last one. 
Table X is a pin listing of the tested embodiment of 
the DMAC 20 of the present invention as implemented I *€OD Chmnel End of Data 
on a single chip. An asterisk preceding a signal name 20 
signifies active low. 
1 *RHLDA 
1 INHIBIT 
1 *RST 
1 CLK 
1 RDY 
I *BSYI Busy I n  TABLE X This simal is asserted when any 
Pin 
Count Name Function 
hJ& 
I *LHLDA Local Hold Acknowledge 
Asserted by CPU, bus arbiter or 
another DMAC in response to as- 
sertion of *LHOLD. Tells the 
DMAC that it has access this bus 
cycle. If de-asserted while DMAC 
is asserting *LHOLD, the DMAC 
must relcasc the bus, ORHOLD, 
and all acknowledge outputs, 
but need not release *LHOLD. 
Remote Hold Acknowledge 
Asserted by a CPU, bus arbiter 
or another DMAC in an external 
bus system, in response to a re- 
quest for access to that system. 
If de-asserted while DMAC is as- 
serting *RHOLD, the DMAC must 
release the bus and all acknow- 
ledge outputs, but need not release 
ORHOLD or *LHOLD. 
O n e  per channel; used by the at- 
tached 1/0 device lo assert a bus 
access request. 
Asynchronous bus requests from 
devices that have their own DMA 
capability. Resolved within the 
DMAC by realchannel and 
autonomouschannel priorities. 
Asynchronous bus request from a 
non-DMA device. It ~ ~ o u n t s  to a
gn-off-the-bus rquest. It is re. 
solved by priorities, as in *AREQ 
above. 
Asynchronous bus request from a 
non-DMA device. It llways has the 
highest priority. The DMAC must 
reluse *LHOLD immediately and 
get off the bus a h  the current bus 
cycle (indicated by *BYSO). 
Raa 
Resets dI DMAC ~ g i s t e ~ ~  to hi-
ti.l states if held low for at 
least 4 dock cycles. 
Clock 
A maaimum 10 MHz system clock 
with a 50% duty cycle. 
Signal from NS32201 TCU. When 
asserted, it prolongs the T3 
4 *DREQ[3..  . O] Channel Request 
2 *AREQ[1 . . . 01 Autonomous Channel Request 
I *DATN DMAC Attention 
Ready 
s u b o r d h e  DMAC is acting & bus 
w t e r .  25 
Total 
17 
Output 
1 *LHOLD Local Hold Rquest 
- 
30 Asserted to r q u a t  bus .cccss. 
connected to the CPU, or to an 
arbiter for multiple-DMAC systems 
Asserted to r q u a t  .cccss to a 
1 %HOLD Remote Hold 
remote bus. Cm only be assert& 
when the DhiAC is bus master of 
4). Can be connected to the 
CPU, DMAC or bus arbiter of the 
m o t e  bus. 
One per channel, to signal the 
artached 1/0 device that is hrs 
access during the current bus 
cycle. 
2 *AACK[I . . . 01 Autonomous Channel Acknow- 
ledge 
One per autonomous churnel. It 
that it can become bus master 
during the current bus cycle. 
Asserted to indicate that one or 
w e  of the DMAC rul channels 
CPU must poll the Interrupt Status 
Register (ISR) to determine which 
channel or channels generated the 
q u a t .  
k r t e d  to indicate which byte(s) 
am being .Eceued in a 16 or 32 bit 
bus system. In a 16 bit system *BE1 
corresponds to *HBE generated by 
the CPU. Table XXV shows the 
only combinations of these signals 
that the DMAC dlows. 
the Id bus (*LHOLDA iS assert- 35 
4 *DACK[3. . . O] Channel Acknowledge 
40 
45 signals the subordinate DMAC 
1 *INT Interrupt 
50 is requesting interrupt senice. The 
4 *BE[3.. . O ]  B y u h s b l e s  
55 
Total 
13 
Alterna- 
tive 
outvuts 
- 
65 The paiy (*IORD. *IOWR) and (*IODIR. *IODS) are 
alternative methods of driving 1/0 devices. All four 
signals am available at bonding pads; only one of the 
pain need be bonded out. 
1 *IORD VO Device R u d  
5.2 12.795 
I L  
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TABLE Xtontinued 
Pin 
Count Name Function 
1 *]ODs 
Enables an input operation to the 
attached I/O device in single- 
address direct trPnJfen. 
Enables an output operation to 
the attached 1/0 device in 
1 *IOWR I/O Device write 
ringle-.ddrW direct -fen. 
1 *IODIR I/O Direction 
In muter mode, selects r e d  or 
write for VO. (valid from be- 
ginning of T1 to end of T4.) 
Wbcn asserted. it indicates an 
input or  r a d  (*IODIR = 0). When 
de-asserted, it indicates an out- 
put or write. In idle mode, 
*IODlR is the same as *DDIN. 
VO Data Strobe 
In muter mode, it is asserted 
from the beginning of R to the 
beginning of T4 when there is an 
1/0 read or write. During a 
put) it is usefled from the 
beginning of T2 to the middle of 
T4. In idle mode *IODS is the 
m e  as *DS. 
s ing le -ddra  direct r+nd (in- 
Total 
2 
Optional 
O U I O U t s  
T h e  following outputs arc available at bonding pads. 
They may be scletted for bonding out, as required for the 
- 
intended applications 
*DEE 
D M A D I R 
*BSYO 
WE[O . . . I] 
*EMASTER 
PHI[] . . . 21 
T0t.l 
Oto8 
Input/ 
output 
I * A D S  
16 A D [ I S  . . . O ]  
Data Buffer Enable 
Enable data bus drivers. It is 
usened from the middle of T2 to 
the middle of T4. It is only as- 
serted in bus cycles with the 
DMAC in master mode or passive 
(*DS asserted) modes. 
DMAC Direction 
Asserted from the beginning of TI 
to the end of TI when DMAC 
registers are Wig read to the bus 
(*DMADIR = 0). This signal is 
valid in any mode. 
Busy Out 
Asscrted (0) in maser mode and 
in arbiter mode. De-asserted in 
passive and idle modes. 
Word Enables 
Enable data bus multiplexers in 
32-bit systems. They are only 
userted in bus cycles with the 
DMAC in master or passive modes 
Bus Master 
Agened (0) in m t e r  mode. De- 
.umcd in arbiter, passive and 
idle modes. 
Clock phnse 1 and 2 
Non-overlapping clocks generated 
internally from CLOCK. They are 
included as possible outputs for 
testability purpoJs. 
A d d m  Strobe 
A.strted when the address is 
valid on the bus. In master mode 
it is rrvrtcd from the beginning 
of TI to the middle of TI. Wbrn 
not in master mode, the signal is 
an output. 
Ad- and Data 
Multiplexed address/data bus. 
Address when *ADS is asserted (0) 
5 
10 
15 
20 
25 
30 
3s 
40 
45 
50 
55 
60 
65 
20 
TABLE X-continued 
Pin 
Count Name Function 
and data otherwise. In master 
mode, the direction is controlled 
by *ADS and *DMADIR. In 
passive mode, the direction is con- 
trolled by *ADS and *DDIN. 
Otherwise they are inputs. 
Moot significant bits of the ad- 
dress bur. An output in master 
mode and an input otherwise. 
In master mode, the DMAC asserts 
(0) the signal for memory or 
memory-mapped redds from the be- 
ginning of TI to the end of T4. 
The DMAC de-userts the signal 
for memory writes. The signal 
i UI input when not in master 
mode. In passive mode, an as- 
reRcd signal indicates a read 
of a DMAC register to the bus. 
Data Strobe 
In master mode, the output is as- 
serted from the beginning of T2 
to the beginning of TI. When not 
in master mode, the signal is an 
input. In passive mode the 
trailing edge indicates when the 
DMAC reads data from the bus. 
8 A[23.. . 161 Address 
1 *DDIN Dah Direction In 
Total 
27 
Power/ 
Ground 
4 Two power and two ground 
ToIPI pin count = 63 to 71 
Total pad count = 73 
1 *DS 
DESCRIPTION OF DMAC OPERATIONS 
As described above, in the tested embodiment of the 
present invention being described herein data values are 
16 bits and address values are 24 bits. Pointer addresses 
are incremented or decremented between successive 
operations with programmed values=O, 1, 2, and 4 
corresponding to constant address, byte, word and quad 
data, respectively. (A constant address is used for a 
memory-mapped I/O device.) The classes of data oper- 
ation shown in Table XI are available. 
TABLE XI 
Numberof Data 
Operation Addresscs Width 
Memory to memory transfer 2 16 
Memory to/from memory- 2 16 
Compare memory blocks 2 16 
Memory to/from non- 1 16,32 
addrrsred VO transfer 
Copy value to memory 1 16 
Search memory for value 1 16 
Generate a checksum 1 16 
rmppsd 1/0 transfa 
Transfer from one 1/0 device to another is not possi- 
ble in a singlethannel process because the request/ac- 
knowledge signals for a channel can be connected to 
only one I/O device. Transfers between I/O devices 
must be set up as a cooperative process between two 
channels. 
The 32-bit copy between memory and non-addressed 
I/O is a special operation. The DMAC SO does not 
participate in the data transfer directly; it puts the ad- 
dress strobe (*ADS), data direction ('DDIN'), and the 
21 
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memory address on the bus 10 in T1, and asserts the All other register loads may be done by using com- 
data and 110 control signals in T2 to T4. The TCU mands described below. 
CHANNEL DATA SEGMENTS 
decodes the “DDIN signal, and generates a read or 
write strobe (“RD, *WR) for the memory access in T3. 
The entire operation takes one bus cycle. At maximum 5 Each channel has a pair of registers, BASE and OFF- 
bus speed (10 MHz clock), the data rate is 80 megabaud SET, that combine to point to a data segment in system 
(32 bits/400 nanoseconds). memory 14. The operand field of a command is either 
(1) a value (Immediate), or (2) the address of a value 
(Indirect). The operand for an indirect address is an 
CHANNEL PROGRAMS 
Proflam is a sequence of CQmmands in 10 offset value into the channel’s data segment. The BASE 
system memory 14, for that channel. The w u e n c e  register c o n a s  the high 16 bits of the data-segment 
Address Register (SARI points to the current corn- address, the OFFSET register contains the low 16 bits. 
mand; it is, in effect, a program counter. A Program The base and offset values me concatenated to form the 
consists of one or more program segments, each of address ofthe item. FIG. 13 illustrates an address dcu- 
A 
_ _  which is made up of a number-of loadhtore commands 
that set up channel registers and memory areas, and an 
access command that performs the channel operation 
repetitively. The SAR points to the first command in 
the segment when the segment is ready to be started. 
When a command is executed, the word in system mem- 
ory pointed to by the SAR is copied to the Command 
register and decoded. If the “skip” condition is not met 
(see below), the next word (SAR +2) is copied to 
whichever registers is appropriate for the command: 
count, offset, etc. The SAR is incremented to point to 
the next command, and the current command is exe- 
cuted. When the command terminates, the cycle re- 
peats. If the command loaded a new address into the 
SAR the program branches to that address. Otherwise, 
the program continues with the next command. 
The program steps through the loadhtore commands 
until it reaches an access command. The access com- 
mand contains an opcode field that defines the opera- 
tion to be performed, and a count field that defines the 
number of times the operation is to be repeated. 
Termination of an access command occurs for one of 
three reasons (1) it has gone to completion [i.e., the 
repetition count (from repetition counter block 30) has 
decremented to zero]; (2) a conditional command has 
generated a TRUE condition (as determined by the 
arithmetic and logic block 34), or (3) end of data has 
been asserted by an input device via the EOD pin. 
When it terminates, the channel’s condition bits are set 
or reset, depending on the command and on the way in 
which it terminated. 
The first action of any command, after loading and 
decoding, is to test for match between its programmed 
“skip code” and the value left in the accumulator by the 
previous command. If they match, the command is 
skipped (Le., not executed); the SAR points to the next 
command. Skip conditions are as shown in Table XII. 
TABLE XI1 
Nevn skip (Le., execute the current command 
unconditionally) 
Always skip (i.e.. never cxccutc the current 
command) 
Skip if 
ACC LT 0 
ACC LE 0 
ACCEOO ..__ - 
ACC e 0 
ACC GE 0 
ACC GT 0 
Virtually any register may be loaded directly by writ- 
ing a value to its absolute address, which is an &bit 
offset from the DMAC‘s base address. The only register 
that must be loaded directly is the SAR, it takes the 
address of the first instruction of the channel program. 
’’ lation (values are hexadecimal). 
COMMAND STRUCTURE 
Each channel in the built and tested DMAC chip is 
programmed individually by means of arrays of com- 
2o mands in memory. A command consists of a command 
field followed by an operand field, both 16 bits wide. 
Commands are either SETUP mode or ACCESS mode. 
SETUP commands are used to load DMAC registers 
25 from memory and store register contents in memory; 
both 16- and 32-bit loads and stores are provided. When 
the appropriate channel registers have been loaded, 
ACCESS commands are used to execute operations 
repetitively; their operands are the COUNT values. 
30 ACCESS commands for the kinds of operation listed in 
Table XI11 are provided. 
TABLE XI1 
Copy a memory block from one loution to mother 
Copy 8 memory block to M output device 
Copy UI mput device to a memory block 
Fill a memory block with 8 constlnt value (e.&, clear 
a block) 
Search a memory block for a specified value 
Compare two mcmory blocks for equality 
Compute various forms of checksum for a memory block 
35 
40 
In the descriptions that follow, the following abbrevi- 
ations are used: 
MEM = Memory (RAM or ROM) 
MMO = Memory-mapped (addressed) output device 
NAI=Non-addressed input device 
NAO==Non-addressed output device 
DMR-DMAC register (16 bits) 
K) DMP = DMAC register pair (32 bits) 
Ml=Memory locatiodvalue addressed by PTRl 
MZ=Memory locatiodvalue addressed by PTR2 
IN = Value from NAI device 
OUT= Value to NAO device 
op=ALU operation 
45 MMI = Memory-mapped (addressed) input device 
55 ACC=Accumulator register value 
SETUP MODE 
All transfers me 16 bit. 32-bit values are handled in 
60 two separate bus cycles; data must be quad-aligned 
(address bits 1 and 0 both 0). Transfers are either (1) as 
a 5-bit offset (register number) from the base of the 
currentchannel register set, or (2) to a global register. 
This permits programs to be written in channel- 
65 independent form, because the absolute address of a 
channel register is not required. Programs may thus be 
reentrant and sharable among channels. (Transfers to 
and from a different channel are carried out by AC- 
23 
CESS mode commands, using the absolute DMAC 
address plus the 8-bit register offset.) 
Double-register (32 bit) load and store operations 
(FTR1, F’TR2, SAR) are performed in two bus cycles. 
The memory and register addresses in the command are 
for the least significant halves; the DMAC 20 automati- 
cally increments the addresses for the most significant 
halves. For example, the register number for loading 
and storing PTRl is 12. 
TABLE XIV 
No. Lead/ 
Src Dst Addr. Operation Store Opmmd 
MEM DMR I Memory-Register Load h d -  
MEM DMR 1 Memory-Register Load lndirect 
Ute 
MEM ACC 1 ACCopMmory- Load Immd- 
MEM ACC I ACCopMemory- Losd Indirect 
DMR MEM 1 Remster - Memory Store Indirect 
MEM DMP 2 Memory-Reg~ster Load Indirect 
DMP MEM 2 Register pair -+ Score Indirect 
ACC Ute 
ACC 
plir 
Memory 
Setup commands can be executed in two modes, 
namely throttle mode and not throttle mode. When the 
throttle bit is 0, the command generates urgent requests. 
This means that the setup command will execute as fast 
as the channel priority allows. When the throttle bit is 1, 
the command generates auto-requests. Auto-requests 
are subject to bandwidth control as described else- 
where. 
ACCESS MODE 
Transfers may be 8 or 16 bits; 16-bit data must be 
aligned on word boundaries (address bit O=O). The 
operand is the COUNT value for the operation (Imme- 
diate or Indirect). Unconditional operations continue 
until COUNT is satisfied or the EOD bit is asserted; 
conditional operations also terminate if the condition is 
satisfied. 
TABLE XV 
$2 12,795 
In memory only operations, the DMAC 20 makes 
auto-requests which are subject to bandwidth control. 
In 1/0 device operations, requests are generated by the 
I/O device and are not subject to any control other than 
COMMAND FORMATS 
DMAC commands consist of two 16-bit words as 
shown in FIG. 14. The first is the command word; the 
10 second is the operand word. The operand word is either 
M immediate value or an indirect offset that points to 
the value. In setup mode, only register-load commands 
can take an immediate value. Indirect offsets in setup 
commands are pointers to memory for load or store 
15 register and register pair commands. The operand in 
access mode is the repetition count value which can be 
loaded as immediate or an indirect operand. 
Each bit of the command word has a specific mean- 
ing. In access mode, there are sometimes two combina- 
20 tions of bits that produce equivalent results. These com- 
binations are “folded” into single commands. These 
commands are listed hereinafter with the folded bit 
shown as “Y”. To allow for future command expansion, 
these commands should always be coded with the “Y” 
Certain commands in setup mode are potentially de- 
structive to a running DMAC program. The codes for 
these commands are not listed herein. If the DMAC 20 
receives one of these codes, it sets the channel error bit, 
Every command is of the form IF  NOT SKIP CODE 
THEN EXECUTE COMMAND CODE. The skip 
code condition is checked before the execution of the 
command. In access mode, where the command is exe- 
35 cuted COUNT times, the condition is checked only 
before the first execution. 
The bits of the command word have the meanings set 
forth in Table XVI. 
5 priority. 
25 as 0. 
30 which causes the channel to halt and interrupt. 
40 
~~~ 
No Terrmnatton Side 
Src Dst Addr Operation Condition ERects 
SINGLE-CYCLE MEMORY OPERATIONS 
Surch Memory 
Checksum 
F~ll Memory 
MEM 1 ACC = M1 
MEM 1 ACCopMl-rACC 
MEM I B r q - M I  
WUBLE-CYCLE MEMORY-TO-MEMORY OPERATIONS 
Compare Memory Blocks 
MEM MEM 2 MI <> M2 M 1 -  ACC 
Unconditload Copy 
MEM MEM 2 M l - M 2  ACC op Mi - ACC 
NON-ADDRESS VO DEVICE OPERATIONS 
G4L 
MEM NAO I M1-OUT ACC = M1 
MEM NAO I Ml-rOUT ACC op MI - ACC 
NAI MEM 1 IN-MI ACC = IN 
NAI MEM I IN-MI ACC op IN - ACC 
MEMORY-MAPPED 1/0 DEVICE OPERATIONS 
ACC = M1 MEM MMO 2 M l - M 2  
HEM MMO 2 M l - e M 2  ACC op MI + ACC 
MMI MEM 2 M 1 - M 2  ACC = M1 
MMI MEM 2 M l - M 2  ACC op MI - ACC 
99L 
25 
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TABLE XVI 
Bit SetupMode Access Mode 
15 0 = setupmode 1= .cce9smcde  
I4 
13 
12 
11 
0 = single, I = double cycle 
0 = load, I = store register 
0 = reg. select, 1 = arithmetic 
0 = indirect, I = immediate opnd 
0 = mngle,l = double 
0 = read. 1 = write 
0 = conditional. 1 = 
0 = indirect.1 = 
immediate opnd 
10 Spare spare 
9 " 
8 Skipcode skip code 
7 " 
6 " 
5 Throttle Auto-request 
The meaning of the Arith/Cond/Regsel field depends 
10 
on the value of bit 12: 
Bit 12 = 1 (arithmetic) 15 
4 Notused Not uscd 
2 
1 '* 
0 I' 
4 Register number Not used 
3 I' 
2 I' 
1 I' 
0 " 
The Throttle bit in SETUP commands (bit 5) is anal- 
ogous to the auto-request bit in ACCESS commands, in 
that it is used for regulation of bus access requests. It 
has, however, no functional significance: The meaning 
of a SETUP command is independent of the Throttle 30 
bit. 
3 F  opcode 
Bit 12 = 0 (register select or conditional) 20 
25 
COMMAND CODES 
The Command Codes are listed in Table XVII. 
35 
TABLE XVII 
Com- Arith/ 
mand a n d /  
Code Rcgsel 
OMX, Reg number load indirect M1 - DMR 
ooO1 Reg number load immediate M1 - DMR 
0010 *ode load ACC ACC op MI -ACC 
0011 *ode load ACC ACC op MI -ACC 
0100 Reg number store indirect DMR - MI 
loo0 Regpair number bad  indirect MI - DMP 
1 I00 Regpair number store indirect DMP - MI 
ACCESS MODE 
Auto-request on (bit 5 = 1) - Memory operations 
MxlX search memory quit if ACC= M1 u) 
00lX opcode checksum ACC op ml -ACC 
memory 
OlYX fill memory Brcg - M1 
1YOX compaxmem Qmt i f M l  M2 
blocks 
IYlX opcodc copy memory ACC op  MI -ACC 55 
block 
Auto-request off (bit 5 = 0) - Device operations 
OOOX M 1 -  NAO Quit YACC=MI 
001X Opcodc M 1 -  NAO ACC op MI -ACC 
OlOX NAI -P MI Quit if ACCxNAI  
OllX opoode NAI + M 1 ACC op NAI-ACC 
l00X MI - MMO Quit iTACC=MI 
101x opcode MI - MMO ACC Op MI -ACC 
1 lox MMI - M2 Quit YACCPMMI 
lllX opcode MMI -+ M2 ACC op MMI-ACC 
SETUP MODE 40 
indirect 
immediate 45 
60 
65 
SKIP CODES 
After a command is loaded, the skip test is made. If it 
is satisfied, the SAR is incremented immediately. That 
is, the command is skipped according to the conditions 
listed in Table XVIII. 
TABLE XVIII 
Slup if skip code = 
ooo never 
001 ACC EQ 0 
010 A C F T O  
01 1 ACC G E  0 
I00 always 
A C C N E O  101 
I10 ACC LE 0 
111 ACC LT 0 
ARITHMETIC STATUS 
The CCSTATE register BS depicted in FIG. 15 con- 
tains the conditions bits generated in arithmetic opera- 
tions. It is maintained by the DMAC I. CYOUT (15) 
and CYOUT (7) are the carry bits from the word and 
byte operations. T h e  skipcode bits in the command 
word are related to the G T  and EQ bits in CC-STATE 
as shown in Table XIX. 
TABLE XIX 
Ski0 code Bit 
____ ~ 
8 
7 mask for G T  bit 
6 mask for EQ bit 
O ~ s l u p  if m y  hits are I under the mask 
I = slup B all blts .TC 0 under the m k  
Table XX shows all combinations and is a variation of 
the data in Table XVIII above. 
TABLE XX 
skip 
Code G T  EO 
X X Never 
V X G T  
000 
0 01 X V EQ 
0 10 
0 11 V V G T o r E Q - G E  
I00 X X Always 
IO1 X V not EQ -NE 
I 10 V X n o t G T - L E  
I 1 1  V V not GT and not EQ - LT 
ARITHMETIC OPCODES 
The ALU operations are described below in Table 
XXI. They are the "op" in the command-description 
tables, e.g., ACC op M1. ACC=accumulator register, 
B=bus-value register AND mask register, /B=(com- 
plement of bus-value register) AND mask register. 
Carry (CY) is the value from the preceding operation. 
TABLE XXI 
Bit 
3.2 1 0 
CY CLRA CPLB Ocmmtion R-ks 
0 0 0  0 
0 0 0  1 
0 0 1  0 
0 0 1  I 
01 0 0 
01 0 I 
01 I 0 
01 I I 
10 0 0 
IO 0 I 
10 1 0 
10 1 1 
ACC - ACC XOR B 
ACC t ACC XOR B 
A m - B  Simple - COPY 
Sum 
A C C t / B  
ACC-ACC + B + CY 
A C C - A C C + / B + C Y  
A C C c B + C Y  
A C C t / B  + CY 
ACC c ACC + B 
ACC - ACC +/B 
ACC - B 
ACC - A 
27 
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TABLE XXI-continued TABLE XXIV-continued 
Addressable Channel Registers 81 t 
3.2 I 0 
CY CLRA CPLB Omration Remarks 
I 1  0 0 ACC-ACC + B + 1 
I 1  0 1 A C C - A C C - B  A + 1  
IS -B 
Name Number Contents 
5 ID-FTR2 27 Incremcnt/decrement, FTR2 
30 Data-bus value B-REG 
TABLE XXV 
Byte Bmk Enables 
Number Address Bits 32-Bit Systems ICBit Systems 
ofBits AD1 ADO *BE3 *BE2 *BE1 *BEO *BEl(*HBE) 
8 0 0 1 1 1 0 I 
8 0 1 1 1 0 1 0 
8 1 0 1 0 1 1 I 
8 1 1 0 1 1 1 0 
16 0 0 1 1 0 0 0 
16 0 1 Non-aligned - illcgnl 
16 1 0 0 0 1 1 0 
16 1 1 Noa-aligned - illegal 
32 0 0 0 0 0 0 
32 0 1 Non-aligned - illegal 
32 I 0 Non-dagned - illegal 
32 I 1 Non-aligned - illegal 
I claim: 
1. In a data system having a memory, plural input- 
/output (I/O) devices and a bus connecting each of said 
0 A C C - B + l  
25 
11 1 
11 1 1 A C C c - B  
TABLE XXII 30 in 
Bit Meaning 
3.2 Carry control: 
00 Suppress carry propagation between k t s  
01 Add with CY 
10 Force CY = 0 
11 ForceBY = 1 
0 = Do not clear ACC 
I = Clear ACC 
0 = Do not wmplement 
1 = Complement 
35 
1 Clear ACC 
0 Complement B 
40 
TABLE XXIII 
Addresable Global Reg~sters 
45 Name Number Contents 
CLK-CNT 16 Absolute clock wunt 
PR-BM 17 Autonomous channel pnont ia  
PR-CH 18 Red channel pnoncies 
BWFR 19 Bus bandwidth ratio factor 
ISR 21 Interrum status 
GCR 20 configuration 50 
TABLE XXIV 
~ 
55 Addressable Chinnel Reg~sters 
Name Number Contents 
CSR 0 channelstatus 
CC-STATE I Anthmetic S t a I u s  
Gnnnund 2 Bit fields defining the operation 
Count 3 Repea1 count lor the opcratlon 
ACC 4 Omenldatavalues 60 
MASK 6 hlaskvalue 
SAR-LS 8 Low bdf of sequence ddress 
SAR-MS 9 High half of sequence address 
OFFSET 10 Otcrec m channel data area 
BASE 1 I B u e  address of channel data area 
PTR I-LS 12 Low half of address pomtcr 1 65 
PTRI-MS 13 High half of address polntcr 1 
m - L s  14 Low half of address pnncer 2 
PTR2-MS 15 High half of &dress potnter 2 
ID-PTR 1 25 lncrement/darcmmt, FTRl 
Ig: 
global register means comprising: 
priority register means for storing priority parame- 
ters for each of said I/O devices, said parameters 
corresponding to relative priorities accorded to 
simultaneously pending requests by at least some 
of said plural I/O devices for access to said bus, 
interrupt register means for storing requests for 
access to said bus from respective ones of said 
I/O devices, 
resolver means for determining from said priority 
register means and said interrupt register means 
one of said I/O devices to have access to said bus 
and for transmitting an acknowledgment to said 
one 1/0 device enabling said device to commu- 
nicate with said memory on said bus; 
channel register means comprising: 
pointer register means for storing addresses of loca- 
tions in said memory for communication with 
said one I/O device via said bus, 
sequence register means for storing an address of a 
location in said memory containing a channel 
program instruction which is to be executed 
next; 
arithmetic logic unit (ALU) means comprising: 
means for one of incrementing and decrementing 
addresses stored in said pointer register means in 
accordance with a corresponding channel pro- 
gram instruction, 
means for computing the next address to be stored 
in said sequence register means in accordance 
with a corresponding channel program instruc- 
tion, 
means for computing an initial contents of each of 
said register means in said channel register means 
in accordance with a corresponding channel 
program instruction; 
said memory containing a sequence of channel pro- 
gram instructions for each of said channels at loca- 
5.2 12,795 
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tions in said memory whose addresses are sequen- 
tially stored in said sequence register means, said 
instructions comprising means for defining: 
a set up operation wherein the contents of each of 
said registers in said channel register means is 
initialized in accordance with said initial con- 
tents computed by said ALU means, 
an access operation wherein data is transferred on 
said bus between a location in said memory 
whose address is currently stored in said pointer 
register means and said one I/O device enabled 
by said resolver means. 
2. The DMA controller of claim 1 wherein said chan- 
nel register means further comprise: 
channel status register means for storing a data count 
corresponding to a data block size to be transferred 
in the corresponding channel, and 
counter register means for storing a repeat count of 
the number of times an access operation is to be 
repeated in a corresponding channel to complete a 
corresponding channel program, wherein the con- 
tents of said channel status register means and said 
counter register means is initialized in accordance 
with said sequence of program instructions corre- 
sponding to said set up operation. 
3. The DMA controller of claim 2 further comprising 
means for causing said DMA controller to relinquish 
access to said bus whenever one of: 
the amount of data transferred on said bus during said 
access operation equals the data count stored in 
said channel status register, and 
the access instruction has been executed repeatedly a 
number of times equal to said repeat count stored in 
said counter register means. 
4. The DMA controller of claim 1 wherein a central 
processing unit (CPV) is connected to said bus, said 
DMA Controller further comprising: 
means for asserting a bus hold request to said CPU 
whenever said resolver means selects one of said 
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devices and a bus connecting each of said I/O devices 
to said memory, the direct memory access @MA) con- 
troller for regulating access of each of said I/O devices 
to said bus, the improvement comprising: 
I/O devices for access to said bus, and 
wherein said CPU comprises means for enabling said 
DMA controller to control access to said bus by 
transmitting a bus hold acknowledgment to said 
DMA controller. 
5. The DMA controller of claim 4 further compris- 45 
burst register means for storing a minimum amount of 
time that said DMA controller controls access to 
said bus upon being enabled by said CPU; and 
40 
ing: 
means for ignoring control sig6als from said CPU 50 
removing access to said bus from said DMA con- 
troller. 
6. The DMA controller of claim 1 wherein one of 
said I/O devices comprises another DMA controller 
which is a slave to said DMA controller. 
7. The DMA controller of claim 1 wherein said 
global register means further comprise: 
bandwidth register means for defining for each VO 
device the amount of time that it is permitted to 
have access to said bus relative to the amount of 60 
time that it does not have access to said bus, and 
means for terminating the access of said one I/O 
device upon expiration of said amount of time, 
wherein the contents of said bandwidth register is 
initialized in accordance with said sequence of 65 access to said bus whenever one of: 
instructions corresponding to said set up operation. 
8. In a direct memory access controller for a data 
system having a memory, plural input/output (VO) 
register me& further comprise: 
channel status register means for storing a data count 
corresponding to a data block size to be transferred 
in the corresponding channel, and 
counter register means for storing a repeat count of 
the number of times an access operation is to be 
repeated in a corresponding channel to complete a 
corresponding channel program, wherein the con- 
tents of said channel status register means and said 
counter register means is initialized in accordance 
with said sequence of program instructions corre- 
sponding to said set up operation. 
10. The improvement of claim 9 further comprising 
means for causing said DMA controller to relinquish 
the amount of data transferred on said bus during said 
access operation equals the data count stored in 
said channel status register, and 
55 
global register means comprising: 
priority register means for storing priority parame- 
ters for each of said I/O devices, said parameters 
corresponding to relative priorities accorded to 
simultaneously pending requests by at least some 
of said plural 1/0 devices for access to said bus, 
interrupt register means for storing requests for 
access to said bus from respective ones of said 
VO devices, 
resolver means for determining from said priority 
register means and said interrupt register means 
one of said VO devices to have access to said bus 
and for transmitting an acknowledgment to said 
one VO device enabling said device to commu- 
nicate data on said bus; 
channel register means comprising: 
pointer register means for storing addresses of loca- 
tions in said memory for communication with 
said one I/O device via said bus, 
sequence register means for storing an address of a 
location in said memory containing a channel 
program instruction which is to be executed 
next; 
arithmetic logic unit (ALU) means comprising: 
means for one of incrcmenting and decrementing 
addresses stored in said pointer register means, 
means for computing the next address to be stored 
in said sequence register means, 
means for computing an initial contents of each of 
said register means in said channel register 
means; 
said memory containing a sequence of channel pro- 
gram instructions for each of said channels at loca- 
tions in said memory whose addresses are sequen- 
tially stored in said sequence register means, said 
instructions comprising means for defining: 
a set up operation wherein the contents of each of 
said registers in said channel register means is 
initialized in accordance with said initial con- 
tents computed by said ALU means, 
an access operation wherein data is transferred on 
said bus between a location in said memory 
whose address is currently stored in said pointer 
register means and said one I/O device enabled 
by said resolver means. 
9. The improvement of claim 8 wherein said channel 
5,2 12,795 
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the access instruction has been executed repeatedly a 
number of times equal to said repeat count stored in 
said count register means. 
11. The improvement of claim 8 wherein a central 
processing unit (CPU) is connected to said bus, said 
DMA controller further comprising: 
means for asserting a bus hold request to said CPU 
whenever said resolver means selects one of said 
I/O devices for access to said bus, and 
wherein said CPU comprises means for enabling said 
DMA controller to have access or permit the se- 
lected one I/O device to have access to said bus by 
transmitting a bus hold acknowledgment to said 
DMA controller. 
12. The improvement of claim 11 further comprising: 
burst register means for storing a minimum amount of 
time that said DMA controller maintains access to 
said bus upon being enabled by said CPU to have 
access to said bus; and 
means for ignoring control signals from said CPU 
removing access to said bus from said DMA con- 
13. The improvement of claim 8 wherein one of said 
I/O devices comprises another DMA controller which 
is a slave to said DMA controller. 
14. The improvement of claim 8 wherein said global 
5 troller. 
10 remster means further comorise: 
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bandwidth register mean; for defining for each I/O 
device the amount of time that it is permitted to 
have access to said bus relative to the amount of 
time that it does not have access to said bus, and 
means for terminating the access of said one 1/0 
device upon expiration of said amount of time, 
wherein the contents of said bandwidth register is 
initialized in accordance with said sequence of 
instructions corresponding to said set up operation. * * . * +  
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